Abstract: This paper presents a pair of improved stochastic wiring distribution models for better estimation of on-chip wire-lengths. The proposed models provide 28% -50% reduction in error when estimating the average on-chip wire length compared to the estimation using existing models. The impact of Rent's exponent on the average wire length estimation is also investigated to demonstrate limitations of the approximations used in some of the current models. To improve the approximations of the model a new threshold for Rent's constant is recommended. Simulation results demonstrate that proposed models with the new threshold reduce the error of estimation by 38% -75% compared to the previous works.
I. INTRODUCTION
HE dominance of interconnect parameters on the performance of deep submicron and nanoscale integrated circuits and systems is becoming ever more crucial with technology scaling [1] - [5] . For example, in 65nm technology circuit block performance shows 47% sensitivity to transistor parameters and 53% sensitivity to interconnect parameters [6] . In 130nm microprocessor, interconnects contribute over 50% of the dynamic power consumption, and repeaters consume almost half of the leakage power [7] . These performance figures are going to be further skewed towards interconnects as their density and number of layers increases (500nm technology used only 4 layers while 65nm technology uses 10 layers of interconnects [7] ). Therefore, it is imperative that design and analysis of interconnects must be as accurate as possible.
Wire pitches for new high performance IC technologies are usually chosen using a stochastic wiring distribution that considers previous generations of technology and estimates the wire lengths of the chip to be designed with the logic technology. After the wire distribution is known, algorithms are used to find pitches of different interconnect levels based on limitations regarding cost and performance requirements. Some algorithms to predict die area and wire pitches that were used in older technologies can be found in [8] - [9] . Most of the current stochastic wire-length distributions show significant error when compared to actual data; hence, more accurate wire length estimates are necessary [7] .
In this paper a set of improved model for stochastic wiring distribution is presented. The preliminary observations and analysis are presented in our conference submission [11] . Section II introduces some of the most popular existing stochastic wiring distribution models on which the proposed improvements are based. Some limitations and modifications of the existing models are revealed in the discussion of section II. Section III presents the new improved models along with the explanations of the modifications on the existing models to improve the average error in the interconnect wire length estimation. The effect of Rent's exponent on the average wire length estimation is also studied in this section. Finally, section IV concludes the paper.
II. STOCHASTIC WIRING DISTRIBUTIONS

A. Existing Wire Length Estimation Model
A number of publications have discussed stochastic wiring distributions. One of the most recent models is the one proposed in [7] , which is based on the work in [12] with the assumption that gates in circuit block are randomly arranged rather than uniform distribution. A new quantity called a gate socket -a spot where a gate can be placed, was introduced. Any chip is considered to have many gate sockets, some of which are occupied by logic gates, the number of logic gates gates N is related to the number of sockets soc N as in (1) [7] , where P gates is the percentage of the die area that is occupied by logic gates. The expected number of interconnects -i(l) of a certain length l is given as a product of M(l) -the number of gate socket pairs separated by a distance l, and
-the average number of interconnects between a gate socket pair separated by l as shown in (2) . Following the derivation of the number of gate socket pairs separated by l , we obtain the expression of M(l) as in (3) [7] .
T M(l) describes the total number of gate socket pairs separated by a distance l, assuming a soc N by soc N square array of gate sockets [7] , [12] . The value of l can be either expressed in terms of gate socket lengths or gate pitches. The gate socket length is the distance between two adjacent gate sockets and is equal to ((Die area)/N sockets ) 0.5 while the gate pitch is ((Die area)/N gates ) 0.5 . Therefore, a gate socket length is equal to (P gates ) 0.5 pitches [7] .
The average number of interconnect between a gate socket pair separated by a distance l is given by (4).
is the probability that block A of Fig. 1 is occupied by a gate, I A-to-C is the average number of interconnects connecting block A to block C, and C N is the number of gates in block C as shown in (5) and (6) [7] , [12] . Fig. 1 . Block definitions for exact wire length distribution [7] gates soc
is the average fan-out of the system, k and p are Rent's constant and Rent's exponent respectively, and N A and N B are the number of gates in blocks A and B respectively. Considering gates to be randomly distributed in gate sockets, the following approximations hold since the number of gates in a block is simply related to the number of sockets through the probability gates P . Therefore, N A , N B and N C can be found as in (7) . The average number of interconnects of length l (in gate socket lengths) can be obtained by combining (2) through (7) , which leads to the expressions shown in (8), (9) , and (10). Here i(l) shown in (8) gives the average number of interconnects between a gate socket pair separated by a distance l for different range of number of sockets (N soc ).
The normalization factor Γ is introduced to compensate for the partial Manhattan circle approximation used in the distribution [12] . 
B. Limitation and Modification of Existing Model
The model presented in [7] is an improved version of the model presented in [12] . Although model of [7] provides reduction in estimation error compared to the original model of [12] , the presented results are optimistic and the error calculation is biased towards reducing it, (i.e. if the error is calculated accurately it will result in more modest results). For better estimation of wire length a more accurate calculation of the error in estimating avg L is required. With this motivation we have solved the integral in (10) to obtain a model for L avg . The resulting model of this solution is as shown in (11) . The detailed steps of this solution are shown in APPENDIX A at the end of this paper. Based on this derivation we present an improved and corrected version of the model of [7] as in (11) . It can be observed that the modified model in (11) is similar to that derived in [7] multiplied by
Interestingly, we have observed that the optimistic results presented in [7] can not be obtained by directly using their model. However, the results presented in [7] can actually be obtained by the modified of (11) . If the probability P gates is equal to 1 (i.e. N soc =N gates ), the results match those presented in [12] . It is also useful to note that the results obtained using (11) will estimate the average wire length in gate socket lengths, which should be related to the gate pitches by a factor of 
III. IMPROVED MATHEMATICAL MODELS
In addition to the proposed modification of the model of [12] , the authors of [7] also proposed a set of simplified models with certain limitations on the gate count and Rent's exponent. For clarity we differentiate between these models by naming the exact models and the approximate models. In this section we attempt to minimize the estimation errors of both the exact and the approximate models.
A. Improvement of Exact Models
Our modified model of (11) identifies the limitation of the existing model proposed in [7] . However, our analysis reveals that further improvement of these models can be achieved. Based on our analytical derivation and experimental observation we present a pair of new improved models as shown in (12) and (13) . Close observation reveals that the new models of (12) and (13) can actually be obtained by dividing (11) by (2P gates ) 0.25 . Due to the limitation of space we have omitted the detail mathematical derivations of these models. The derivational steps are similar to those in Appendix-I.
To verify the models of (11), (12) and (13) we have used exactly the same set of data (columns C-1, C-2 and C-3 of Table-I) used in [7] for fair comparison. Using (11), which is a modified version of the model in [7] , first we have calculated the average interconnect wire lengths (L avg ) (see column C-8 of Table-I) . As mentioned earlier the results obtained by (11) are in terms of gate socket lengths. By multiplying (11) with the factor gates P we obtained avg L in terms of gate pitches. The calculated results will be similar to the results in [12] when P gates = 1 (see column C-4 of Table-I) . It is also worth mentioning that the error values (column C-5 and C-9) calculated here are more accurate than those presented in [7] as we consider error to be any deviation from the actual data. Here we are calculating the mean absolute error (MAE) rather than the average error, which can be misguiding when assessing our wire-length estimation model. Even if we calculate the average error, our model is more accurate than previous models. [7] , [12] .
Next, we have used the improved models (12) and (13) to calculate average wire length (see columns C-6 and C-10). From the comparison of the data it is observed that the new modified models -(12) and (13) improve the results and reduced the error significantly (see columns C-7 and C-11). The error is reduced by almost 50% in Davis's [12] distribution and in Sekar's [7] by 28% when P gates =0.75.
The comparison in Table- 1 is based on the exact same data of [7] . To further validate the proposed improved models a set of practical data from [13] and [14] is used to estimate average interconnect wire lengths (in gate pitches) using the old and the proposed models. The actual data from [13] and [14] and the results are presented in Table- II, which shows that the modified exact model decreased the error by approximately 75% and 39% from when applied to models proposed in [12] and [7] respectively. It should be noted that the results obtained from [7] and the new modified version will be similar for P gates =0.5. Comparison of the data in Table-I and Table-II shows that the value of p used in [7] was purely based on approximation, and in the worst case it is assumed to be in the range from 0.502 to 0.667. This is a poor approximation that will lead to inaccurate results. The validity of this approximation is investigated in the next subsection.
B. Limitations of the Approximate Models
We have also examined the approximate models of [7] shown in (14) and (15) . A comparison of the average wire length estimated using these two approximate models and the values obtained from [7] are shown in Table- III. It can be observed that the approximation is poor, and gives significant error when compared to both actual data and data estimated using the exact models of [7] . This approximation may be useful in special cases, but not for general cases. It shows some individual improvements, but not consistent. For example, the approximated model shows a significant improvement in error when the number of gates is 576 and Rent's exponent p=0.75; while when the number of gates is increased to only 671 and Rent's p decreased to 0.57 we observe a significant increase in error although the approximation is based on the condition that p>0.5 and the number of gates is large. Table- III, it is clear that the approximation needs to be refined. To further emphasize the problem we plot avg L vs. p to show its significant effect when using the approximated models, and suggest a new threshold for the value of p based on the results shown in Fig. 2 and Fig. 3 , which show a dramatic change in avg L when Rent's exponent (p) is in the range of 0.5 to 0.65, and above 0.65 the rate of change decreases significantly. Therefore, we suggest 0.65 as a new threshold value for p above which the approximate models are more accurate.
⎟ ⎟ ⎠
C. Analyzing the Impact of Number of Gates and Rents Constant
The number of gates in Fig. 2 and Fig. 3 were chosen according to the maximum error in large and small number of gates as shown in Table- Today's single core microprocessor would likely have 20M gates and a logic die area of 20 mm 2 [15] . Future, multicore system-on-chips (SOC) are expected to have nearly 100M gates in die area of 400mm 2 . In these scenarios whether the existing wire length models would work or not is an issue to be investigated. Therefore, we extended the range of Fig. 4 to examine the behavior of the different models as shown below in Fig. 5 . It is observed that with the increasing number of gate counts and wire lengths the estimation error using existing models increases.
D. Modifying Approximate Models
In our analysis it is observed that if the same approximation as in the exact models is used, the approximated models provide only a 10% improvement in the error. Based on the analysis and observation we propose the following pair of modified approximate models (16) and (17), from the results of Table- IV it is observed that significant improvement in error can be obtained using them. Application of both the new suggested threshold for Rent's exponent and the proposed modification on the approximated models shows significant reduction in error as shown in Table- V when compared to the results in Table III . The average error was reduced by almost a factor of 4 compared to Davis's models, while compared to Sekar's models a reduction in error by a factor of 3 is obtained. IV. CONCLUSION This paper analyzes the limitations of existing models to estimate the average interconnect wire lengths in stochastic wiring distribution. Here a set of improved models is presented to improve accuracy of the wire length estimation. The new modified models provide 28% -50% reduction in error when compared to the models presented in [7] and [12] respectively. It is illustrated that the approximation of Rent's 
We will first evaluate the numerator. Let P 1 and P 2 be the first and second parts of the integral in (A3), therefore: 
